WEST Refine Search Page 1 of 3

Refine Search

Search Results -

Term	Documents
"4942525"	16
4942525S	0
COMPLET\$4	0
COMPLET	24
COMPLETABLE	5
COMPLETD	1
COMPLETE	55452
COMPLETEA	4
COMPLETED	19188
COMPLETEDA	1
COMPLETEDLY	1
(4942525.PN. AND COMPLET\$4).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	1

There are more results than shown above. Click here to view the entire set.

Database:	US Pre-Grant Publication Full-Te US Patents Full-Text Database US OCR Full-Text Database EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulleti		
Search:	L56		Refine Search
	Recall Text 🗢	Clear	Interrupt

Search History

DATE: Wednesday, July 19, 2006 Printable Copy Create Case

Set
Name
side by
side

<u>Hit</u> Count Set
Name
result set

WEST Refine Search Page 2 of 3

	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=OR		
<u>L56</u>	4942525.pn. and complet\$4	1	<u>L56</u>
<u>L55</u>	L54 and retir\$7	0	<u>L55</u>
<u>L54</u>	4942525.pn. and (branch\$4 or dependen\$5 or conflict\$3 or contend\$3 or comptet\$4)	2	<u>L54</u>
<u>L53</u>	4942525.pn. and (dependen\$5 or conflict\$3 or contend\$3 or comptet\$4)	0	<u>L53</u>
<u>L52</u>	4942525.pn. and (conflict\$3 or contend\$3)	0	<u>L52</u>
<u>L51</u>	l3 and (conflict\$3 or contend\$3)	2	<u>L51</u>
<u>L50</u>	L49 not 144	140	<u>L50</u>
<u>L49</u>	L47 not 143	140	<u>L49</u>
<u>L48</u>	L47 not 144	178	<u>L48</u>
<u>L47</u>	L46 and 111	329	<u>L47</u>
<u>L46</u>	L39 and (instruction\$1 or operand\$1 or opcod\$3) near7 (fifo\$1 or buffer\$1)	459	<u>L46</u>
DB=U	JSPT; PLUR=YES; OP=OR		
<u>L45</u>	L39 and (instruction\$1 or operand\$1 or opcod\$3) near7 (fifo\$1 or buffer\$1)	392	<u>L45</u>
DB=P	PGPB, USPT, USOC, EPAB, JPAB, DWPI, TDBD; PLUR=YES; OP=OR		
<u>L44</u>	L43 not l41	173	<u>L44</u>
<u>L43</u>	L39 near45 (instruction\$1 or operand\$1 or opcod\$3) near7 (fifo\$1 or buffer\$1)	220	<u>L43</u>
<u>L42</u>	L39 near45 (instruction\$1 or operand\$1 or opcod\$3) and buffer\$1	319	<u>L42</u>
<u>L41</u>	L39 near45 (instruction\$1 or operand\$1 or opcod\$3) and buffer\$1 near12 stage\$3	80	<u>L41</u>
<u>L40</u>	L39 near15 (instruction\$1 or operand\$1 or opcod\$3) and buffer\$1 near12 stage\$3	80	<u>L40</u>
<u>L39</u>	allocat\$7 near15 depende\$5	3819	<u>L39</u>
<u>L38</u>	4942525.pn. and depend\$5	1	<u>L38</u>
<u>L37</u>	133 not 134	11	<u>L37</u>
<u>L36</u>	134 not 135	59	<u>L36</u>
<u>L35</u>	L33 and allocat\$7 near15 depende\$5	48	<u>L35</u>
<u>L34</u>	L33 and allocat\$7	107	<u>L34</u>
<u>L33</u>	L32 and decod\$5 near8 (concurrent\$3 or simultaneous\$3 or parallel\$5)	118	<u>L33</u>
<u>L32</u>	(reorder\$4 or rearrang\$7) and 123	434	<u>L32</u>
<u>L31</u>	13 and complet\$3	1	<u>L31</u>
<u>L30</u>	L27 and 112	98	<u>L30</u>
<u>L29</u>	nd L28	960399	<u>L29</u>
<u>L28</u>	L27 112	3887	<u>L28</u>
<u>L27</u>	retir\$7 near12 tempor\$7 near4 (buffer or register\$1 or stor\$5)	158	<u>L27</u>
<u>L26</u>	5481734.pn. and retir\$7	0	<u>L26</u>
<u>L25</u>	retir\$7 and 13	0	<u>L25</u>
<u>L24</u>	retir\$7 and 19	3	<u>L24</u>

WEST Refine Search Page 3 of 3

<u>L23</u>	prefetch\$5 near12 (buffer\$1 or fifo\$1)	3094	<u>L23</u>
DB=B	PGPB,USPT; PLUR=YES; OP=OR		
<u>L22</u>	15 and 117	1	<u>L22</u>
<u>L21</u>	15 and 116	0	<u>L21</u>
<u>L20</u>	15 and 113	24	<u>L20</u>
<u>L19</u>	15 and 112	50	<u>L19</u>
<u>L18</u>	15 and 111	85	<u>L18</u>
<u>L17</u>	(718/102-108)![CCLS]	4082	<u>L17</u>
<u>L16</u>	(717/159-162)[CCLS]	891	<u>L16</u>
<u>L15</u>	(711/118-221)[CCLS]	23669	<u>L15</u>
<u>L14</u>	(711/118-221)![CCLS]	23669	<u>L14</u>
<u>L13</u>	(711/118-221)[CCLS]	23669	<u>L13</u>
<u>L12</u>	(712/205-219, 225-228, 245-248, 233-240)[CCLS]	3827	<u>L12</u>
<u>L11</u>	(712/2-300)[CCLS]	12348	<u>L11</u>
DB=I	PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR		
<u>L10</u>	13 and branch\$4 near12 predict\$5	1	<u>L10</u>
<u>L9</u>	L7 and branch\$4 near12 predict\$5	14	<u>L9</u>
<u>L8</u>	L7 and branch\$4 near12 predict\$5	14	<u>L8</u>
<u>L7</u>	L5 near55 (fifo or buffer\$1 or register\$1) near8 instruction\$1	52	<u>L7</u>
<u>L6</u>	L5 near25 buffer\$1	7	<u>L6</u>
<u>L5</u>	(concurrent\$3 or simultaneous\$3 or parallel\$5) near8 transfer\$5 near8 register near1 file	131	<u>L5</u>
<u>L4</u>	L3 and renam\$5	1	<u>L4</u>
<u>L3</u>	5488729.pn.	2	<u>L3</u>
<u>L2</u>	L1 and (concurrent\$3 or simultaneous\$3 or parallel\$5) near7 issu\$5	175	<u>L2</u>
L1	renam\$5 and bypass\$5 and instruction\$1 near7 (fetch\$5 or prefetch\$5)	729	L1

END OF SEARCH HISTORY



Home | Login | Logicit | Access information | Alc

Welcome United States Patent and Trademark Office

Search Resu				erowse	SEARCH	IESE XPLORE GUIDE	
Your search	((buffer, fifo*) < near/5> instruction matched 8 of 1373978 documents. of 100 results are displayed, 25 to a						⊠e-mail
» Search Opti	ONS						
View Session	History	Modif	y Sea	sreh		_	
New Search		(((buff	er, fifo	o*) <near 5=""> instruction* <and> (fetc</and></near>	h*, prefetch*) <and> is:</and>	su*) <in>metad</in>	
			Check	k to search only within this results	set		
» Key		Displa	ıy Fo	rmat: 🕝 Citation	Citation & Abstra	act	
IEEE JNL	IEEE Journal or Magazine						
IIII JNL	IEE Journal or Magazine	t vie	ws	elected items Select All	Deselect All		
ieee onf	IEEE Conference Proceeding						
IEE CNF	IEE Conference Proceeding		1.	Using virtual load/store queue Jaleel, J.; Jacob, B.;	s (VLSQs) to reduce	the negative effects of reord	ered memory
ieee sto	IEEE Standard			High-Performance Computer Arc 12-16 Feb. 2005 Page(s):191 - 2 Digital Object Identifier 10.1109/	200	A-11. 11th International Sympo	sium on
				AbstractPlus Full Text: PDF(20 Rights and Permissions	O KB) IEEE CRF		
		n	2.	An approach for implementing Hu, S.; Kim, I.; Lipasti, M.H.; Sm High-Performance Computer Are 11-15 Feb. 2006 Page(s):41 - 52 Digital Object Identifier 10.1109/	ith, J.E.; chitecture, 2006, The P HPCA.2006, 1598111	Tweifth laternational Symposium	m.on
				AbstractPlus Full Text: PDF(78 Rights and Permissions	9 kb) ieee cnf		
			3.	The impact of resource partitic Raasch, S.E.; Reinhardt, S.K.; Parallel Architectures and Comp 27 Sept1 Oct. 2003 Page(s):15 Digital Object Identifier 10.1109/	ilation Techniques, 2 - 25		.12th Internatio
				AbstractPlus Full Text: PDE(32 Rights and Permissions	okb) iseecnf		
		n	4.	An instruction set and microal Ho-Seop Kim; Smith, J.E.; Computer Architecture, 2002. Pr 25-29 May 2002 Page(s):71 - 81 Digital Object Identifier 10.1109/ AbstractPlus Full Text: PDE(37	oceedings, 29th Ann	·	-
				Rights and Permissions			
			5.	Using rewriting rules and posi reorder buffer Velev, M.N.;	tive equality to form	nally verify wide-issue out-of-d	order micropi
				Design. Automation and Test in 3 4-8 March 2002 Page(s):28 - 35	Europe Conference a	nd Exhibition, 2002, Proceeding	<u>IS</u>

Digital Object Identifier 10.1109/DATE.2002.998246

AbstractPlus | Full Text: PDF(253 KB) IEEE CNF Rights and Permissions

6. Power efficient instruction cache for wide-issue processors

Badulescu, A.-M.; Veidenbaum, A.;

Innovative Architecture for Future Generation High-Performance Processors and Systems, 2001

18-19 Jan. 2001 Page(s):12 - 15

Digital Object Identifier 10.1109/IWIA.2001.955192

AbstractPlus | Full Text: PDE(304 KB) ISEE CRF

Rights and Permissions

7. Next cache line and set prediction

Calder, B.; Grunwald, D.;

Computer Architecture, 1995. Proceedings, 22nd Annual International Symposium on

22-24 Jun 1995 Page(s):287 - 296

AbstractPlus | Full Text: PDF(1056 KB) ###### CRF

Rights and Permissions

8. In-cache pre-processing and decode mechanisms for fine grain parallelism in SCISM ****

Vassiliadis, S.; Blaner, B.; Eickemeyer, R.J.; Phillips, J.; Malik, N.;

Computers and Communications. 1993. Twelfth Annual International Phoenix Conference on

23-26 March 1993 Page(s):91 - 97

Digital Object Identifier 10.1109/PCCC.1993.344479

AbstractPlus | Full Text: PDF(700 KB) HEEE CNF

Rights and Permissions

Help Contact Us Privac

© Copyright 2006 IE

inspec"